| Company: | INTEL |
|---|---|
| Job Role: | Ip Logic Design Engineer |
| Experience: | (1-8 years) |
| Vacancy: | 10+ |
| Qualification: | BS/MS or PhD in Electronics Engineering |
| Salary: | $100000/Year |
| Location: | Malaysia , India |
| Join us on Telegram | Click Here |
| Apply Mode: | (Online) |
| Deadline: | Not Mentioned |
Intel Corporation is an American worldwide partnership and innovation organization settled in Santa Clara, California, in Silicon Valley
Job Description:
Join Our What'sApp Groups Click Here
How to Apply Click on the Below link, it will redirect you to source Page and apply there.
Note: If you are facing any issues while applying jobs, please let us know by commenting below. We will solve your issue as soon as possible, Advice not to share card details pay money to anyone, and be aware from those types of traps
Job Description:
Administers definition, plan, check, and documentation for SoC (System on a Chip) advancement. Decides engineering plan, rationale plan, and framework reenactment. Characterizes module interfaces/designs for reproduction. Performs Logic plan for combination of cell libraries, practical units and subsystems into SoC full chip plans, Register Transfer Level coding, and recreation for SoCs. Adds to the advancement of multidimensional plans including the design of complex coordinated circuits. Plays out all parts of the SoC configuration stream from highlevel plan to combination, spot and course, timing and ability to make a plan information base that is prepared for assembling. Breaks down gear to build up activity framework, conducts exploratory tests, and assesses results. May likewise audit merchant capacity to help improvement.
Capabilities
Least Qualifications:
BS/MS or PhD in Electronics Engineering with least of 5-8 years of ASIC experience.
Involvement with SoC Integration, timing, reset and force the executives are fundamental.
Capacity to work freely while keeping up with solid cooperation and synergistic methodology.
High capability with u-designer (HAS/MAS) and ASIC plan execution
Involvement with Lint/CDC/RDC/LEC runs, investigate and examination
Involvement with SDC, Timing investigation and ECO stream
Favored Qualifications:
Involvement with sequential conventions (e.g.: PCIe, Ethernet, USB or SATA) or SERDES/PHY incorporation are added advantage.
Inside this Business Group
The Programmable Solutions Group (PSG) was shaped from the obtaining of Altera. As a component of Intel, PSG will make market-driving programmable rationale gadgets that convey a more extensive scope of abilities than clients experience today. Consolidating Altera's industry-driving FPGA innovation and client assistance with Intel's elite semiconductor fabricating capacities will empower clients to make the up and coming age of electronic frameworks with unrivaled execution and force proficiency. PSG invests wholeheartedly in establishing a fiery and dynamic workplace that is driven by inventiveness and development. We accept the development and achievement of our gathering is straightforwardly connected to the development and fulfillment of our representatives. That is the reason PSG is focused on a workplace that is adaptable and community, and permits our representatives to arrive at their maximum capacity
Join Our What'sApp Groups Click Here
How to Apply Click on the Below link, it will redirect you to source Page and apply there.
Apply Now Click Here
Note: If you are facing any issues while applying jobs, please let us know by commenting below. We will solve your issue as soon as possible, Advice not to share card details pay money to anyone, and be aware from those types of traps
.png)
No comments:
Post a Comment