Company: | Happiest Minds |
---|---|
Job Role: | FPGA Design, Hiring for pre-silicon validation FPGA,Hiring for ASIC verification |
Experience: | (2-10 years) |
Vacancy: | 5+ |
Qualification: | B.E/B.Tech / M.E/M.Tech. |
Salary: | 90,000+ |
Location: | Bangalore, India |
Join us on Telegram | Click Here |
Apply Mode: | (Online) |
Apply date: | 6/6/2021 |
- FPGA Design
- Exp: 3-5yrs
- Work area: Bangalore
- NP: 30 days liked.
- Anticipated:
- BE/B.Tech in gadgets
- Involvement with working with FPGAs (Altera or Xilinx)
- Engineering plan for FPGA rationales
- RTL Coding in VHDL or Verilog
- FPGA reproduction utilizing Modelsim or other reenactment instruments
- Testing FPGA ready
- Investigating FPGA issues
- We are not searching for individuals who configuration sheets with FPGAs, our prerequisite is for individuals who can do FPGA plan and coding in VHDL or Verilog dialects
- Capabilities BE/B Tech/ME/M Tech - Electronics.
- Pre-silicon approval – FPGA ( 4-12 years)
- Occupation Location - Bangalore (Electronic City)
- End Customer - Product Development Company
- Specialty Unit - Product Engineering Services
- To approve and investigate ASIC IP centers for peripherals like USB, PCIe, Audio, utilizing FPGA reference sheets or FPGA imitating stages. ·
- IP center approval in FPGA sheets/copying stages ·
- Information on USB, Audio, PCIe interfaces/conventions ·
- Improvement of approval plan/approval robotization plan ·
- Equipment programming co-check ·
- Involvement in Perl, Python, prearranging (great to have) ·
- Framework Verilog and OVM/UVM (great to have) ·
- Involvement in dealing with stages like Synopsys HAPS/ZeBu/Palladium
- BE/ME in Electronics
Apply Now: CLICK HERE
3. Hiring for ASIC verification:
- JD for ASIC check engineers: 5-8 years: 2 positions
- - Implement check climate autonomously utilizing undeniable level confirmation dialects like System Verilog
- - OVM/UVM approach based execution
- - Experience on Synopsys VCS/Mentor Questa
- - Understand and execute the current confirmation streams and improve the system Contribute to check technique improvement and execution
Occupation Requirements: Knowledge of FPGA plan and advancement stream is an or more
Capabilities:
BE/B Tech/ME/M Tech - Electronics.
Join Our What'sApp Groups Click Here
How to Apply Click on the Below link, it will redirect you to source Page and apply there.
No comments:
Post a Comment